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ABSTRACT 
This thesis presents a model that provides the output and transfer characteristics 
of graphene field-effect transistors by using the charge-control model for the current, 
based on the solution of the Boltzmann equation in the field-dependent relaxation time 
approximation. Closed expressions for the conductance, transconductance, and 
saturation voltage are derived. The results are in good agreement with the experimental 
data of Meric et al. [Nature Nanotechnology, vol. 3, p. 684, 2008] without assuming 
carrier density-dependent velocity saturation. 
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LIST OF SYMBOLS 
 
Cback  back gate capacitance 
Ctop  top gate capacitance 
E  elementary charge 
f(k)  carrier distribution function 
F  electric field 
Fc  critical electric field 
gds  small signal drain-source conductance 
sat
mg   small signal transconductance at saturation 
ħ  Planck’s constant 
Id  drain current 
k   momentum vector 
kB  Boltzmann’s constant 
kF  Fermi momentum vector 
L  top gate length 
μ0  mobility 
p  hole concentration 
p0  equilibrium hole concentration 
Rds  drain-source resistance 
Rs  source resistance (located on both sides of top gate) 
τ(p)  relaxation time 
Te  electronic temperature 
V0  device threshold voltage 
vi 
 
Vc  critical voltage 
vF  Fermi velocity 
Vg0  voltage difference between top gate voltage and threshold voltage 
Vgback  back gate voltage 
0
gbackV   back gate voltage at the Dirac point 
Vgtop  top gate voltage 
0
gtopV   top gate voltage at the Dirac point 
vsat  saturation velocity 
W  device width 
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CHAPTER 1 
INTRODUCTION 
1.1 GRAPHENE 
In recent years, graphene has emerged as a novel monolayer material with 
exotic physical properties [1], [2] for applications in high performance electronic devices 
[3], [4]. Its potential was most notably recognized when the 2010 Nobel Prize in Physics 
was awarded to Novoselov and Geim for their experiments with the material. Graphene 
consists of a single atomic layer of sp2-bonded carbon atoms arranged in a 2-D 
honeycomb lattice as shown in Figure 1. This results in a linear relation between the 
charge carrier energy E and the 2-D wave vector k given by E = ħvFk, where vF ~ 10
8 cm/s 
is the Fermi velocity and ħ is the reduced Planck constant. Additionally, the bandgap is 
reduced to a single point (Dirac point) as shown in Figure 2. In this framework all carriers 
behave like massless fermions and have a velocity with the same absolute value that is 
one order of magnitude larger than in conventional III-V materials [7], making graphene 
a promising candidate for high-speed nanoelectronics. 
1.2 GRAPHENE FIELD-EFFECT TRANSISTORS 
Recently, graphene field-effect transistors (GFETs) were successfully fabricated 
and exhibited I-V characteristics similar to conventional silicon MOS transistors [3]. Low-
field mobilities were, however, strongly degraded by the presence of coulombic space 
charge in the neighboring oxides, whereas nonlinearities in the I-V characteristics were 
2 
 
interpreted as caused by carrier velocity saturation for which the value would depend 
on the carrier concentration induced by gate voltages in the 2-D graphene monolayer. 
The goal of this thesis is to provide a charge-control model for GFETs that does 
not require the assumption of carrier density-dependent saturation velocity to 
reproduce the experimental characteristics. This model also provides closed form 
analytic expressions for the saturation voltage, conductance, and transconductance of 
the device. 
  
3 
 
1.3 FIGURES 
Figure 1. Schematic of a graphene layer [5]. 
 
 
Figure 2. E-k diagram for graphene with an enlarged portion showing the zero bandgap and 
linear relation near the Dirac point [6]. 
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CHAPTER 2 
EXPERIMENTAL SETUP 
2.1 DEVICE DESCRIPTION 
Figure 3 shows a schematic of the GFET, where the graphene monolayer sits on a 
thick SiO2 layer with capacitance Cback on top of a back gate. By varying the back gate 
voltage Vgback, one can control the source and drain resistance Rs at the same time as the 
channel threshold voltage. A top gate of length L, separated from the graphene 
monolayer by a thinner oxide with capacitance Ctop, controls the carriers in the channel 
with Vgtop. For the sake of comparison with the experiment, we will only consider p-
channel device operation, but our model is valid for n-channel operation as well. 
All experimental data was obtained using a device with a width of 2.1 μm, a 
source-drain separation of 3 μm, and a top gate length of 1 µm. Additionally, the top 
and back gate capacitances were measured to be approximately 552 nF/cm2 and 12 
nF/cm2, respectively. Results are provided for two constant back gate voltages using 
either Vgback = −40 V (p-type source/drain) or Vgback = +40 V (n-type source/drain).  
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2.2 FIGURES 
Figure 3. Schematic of a GFET. 
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CHAPTER 3 
MODEL 
3.1 MATHEMATICAL DERIVATIONS 
In order to model the transport characteristics of the GFET, the carrier 
distribution function is split into its even and odd parts so      even oddf k f k f k  . 
Then, it is well known that in the presence of randomizing collisions, and even in high 
fields, the Boltzmann transport equation can be written as [8] 
 
 
 1even odd
x tot
eF
f k f k
k k

 

 (1) 
with 
   
1 1
itot ik k 
  and the i-index indicates a particular scattering mechanism. F is 
the electric field. In the presence of strong inter-carrier scattering for high carrier 
concentration, the even part of the distribution is thermalized at an electronic 
temperature Te, and reads 
 
 
1
1 exp
even
F F
B e
f k
v k k
k T

 
  
 
 (2) 
where  F Fk k x  defines the carrier concentration along the channel. In p-channel, the 
current can be calculated as  
   4 odd
k
e
I v k f k
L
   (3) 
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where L is the channel length, and the factor 4 accounts for the spin and the twofold 
degeneracy of the Dirac point [1]. Here, ( ) (cos ,sin )Fv k v    and   is the angle 
between the electric field and the vector k . Then for 
F F B ev k k T  one can 
approximate  even
x
f k
k


 by a delta function centered around Fk  as shown in Figure 4. 
After integration, and given pkF   [9]
 1, the hole current in a 2-D graphene layer 
reads 
 
22
F
e
I W Fv p p
h
    (4) 
where W is the graphene layer width, p is the hole concentration, and τ(p) is the 
relaxation time (inverse scattering rate) for a particular carrier concentration p. In the 
high field regime, we assume    1lf cp F F    where Fc is the critical field for the 
onset of high energy collisions such as remote phonons [10],   0lf ip p N   is the 
low field relaxation time dominated by scattering with charged impurities with density 
Ni [9], and τ0 is a time constant. By setting   iF Npve 00   , one recovers the 
conventional current expression 
( )I Wepv F   (5)  
with  0( ) 1 cv F F F F  , where the low field conductance lf p  , as observed 
experimentally [1], [9]. 
                                                          
1
 Here, it is assumed carrier energies are low enough so that the linear energy dispersion holds, since the 
maximum voltage drop along the channel is < 3 V, accounting for the source and drain regions, well within 
the linearity region. 
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In the charge-control model, close to the Dirac point, one can use the mass 
action law [11] to get 
 
   
2
2
0
2 2
Q x Q x
p x p
e e
 
   
 
  (6) 
where p0 is the minimum sheet carrier concentration [9] and Q(x) is the electric charge 
density along the channel from source to drain given by    0top gQ x C V V x      in 
the gradual channel approximation [12]. Here, 0 0g gtopV V V   where V0 is the threshold 
voltage of the GFET and is defined as [3] 
 0 00 backgtop gback gback
top
C
V V V V
C
     (7) 
where 0gtopV  and 
0
gbackV  designate the top and back gate voltages at the Dirac point, 
respectively. However, for 
 
0
2
Q x
p
e
, which is the case for all bias conditions 
considered in this analysis, one can write 
 
 Q x
p x
e
 .  (8) 
By integrating the current equation (5) from source to drain as in conventional 
MOS devices [12], and by taking into account the series resistance Rs at the source and 
drain [3], one gets 
 
    220 0
22
QLQ
VRIVLC
VW
I
csddstop
c
d 



  (9) 
9 
 
where    0top g ds d sQ L C V V I R     and   00 ( )top g d sQ C V I R   . Solving for Id, 
one obtains a closed expression for the drain current 
 dssscdsscds
s
d VRIRIVVRIVV
R
I 0
2
00 4)(
4
1
   (10) 
where Vds is the drain-source voltage,    0 0 02 2c top gtop dsI W L V C V V V   , and 
c cV F L . 
From here, the low drain-source bias conductance is readily calculated by taking 
the derivative of the current expression (10) with respect to Vds as Vds goes to zero. One 
gets 
0
0
( 0)
2
g
ds ds
s g c c
V
g V
RV RV

 

  (11) 
where   01 c top cR W L C V , so that RcVc is independent of Vc, as is the conductance at 
low drain bias. The low drain-source bias resistance reads 
0
1
2 c cds s
ds g
RV
R R
g V
     (12) 
which establishes a linear relation between 1/gds and 1/Vg0 with a slope given by RcVc 
(inversely proportional to the mobility) and an asymptotic conductance value for large 
Vg0 reaching 2Rs. 
 In the same context, one obtains the expression for the drain-source saturation 
voltage as a function of the top gate voltage Vg0 by solving for Vds after setting the 
derivative of the current (10) with respect to Vds equal to zero that yields 
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 
  0220)( 12
1
1
1
2
gccc
g
satds VVVV
V
V 









  (13) 
with 
s cR R  . Substituting the drain-source saturation voltage (13) into the current 
equation (10) leads to the expression of the saturation drain current as a function of the 
top gate voltage that reads 
 
    0202)( 121
1
gccgc
s
satd VVVVV
R
I 




 .  (14) 
 By taking the derivative of the saturation current with respect to the top gate 
voltage, one derives the expression for the transconductance at saturation, 
  0
1 1
1
1 2 1
sat
m
s c g c
g
R R V V
 
  
   
 
.  (15) 
Additionally, the expression for the electric potential as a function of position along 
the channel length can be derived from the current equation (10) and is given by 
   
top
d
sdigig
CW
xI
RIVVVVxV
0
2
00
2

  (16) 
where  0i d c topV I W FC  and the source is located at x = 0. 
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3.2 FIGURES 
Figure 4. Graphical demonstration of how  kf
k
even


 approaches a delta function for 
F F B ev k k T . 
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CHAPTER 4 
RESULTS 
This section will present the results for the case of Vgback = −40 V (V0 = 2.36 V) 
and of Vgback = +40 V (V0 = 0.64 V). In the former, the source and drain regions of the 
GFET are p-type, while in the latter, they are n-type; notice that both threshold voltages 
are positive, and in both cases the top gate is biased negatively to form a p-channel. 
4.1 Vgback = −40 V 
Figure 5 shows the plots of both the low-bias conductance gds as a function of 
the top gate voltage, and the low-bias resistance Rds as a function of the inverse of the 
top gate voltage in the device configuration investigated in [3]. In Figure 5(a), the solid 
curve is calculated from (11) with the mobility μ0 = 550 cm
2/(V·s) and source resistance 
Rs = 700 Ω as explicitly given in [3], which gives good agreement with the experimental 
data close to the minimum conductance, but underestimates the former by about 20% 
at high top gate bias. The dashed curve is the best fit of (11) with the experimental 
conductance with μ0 = 600 cm
2/(V·s) and Rs = 500 Ω, which indicates that the 
discrepancy with the previous data is essentially due to a different value of the source 
resistance. In Figure 5(b), one can see that the experimental resistance values display a 
linear relation with 1/Vg0 in agreement with (12). While their mobilities have similar 
values (within 10%), both theoretical curves are shifted from one another by the 
different values of the source resistance Rs. 
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Figure 6(a) displays the I-V characteristics of the GFET for Vgback = −40 V. An 
excellent agreement between experiment and theory (10) is obtained with μ0 = 700 
cm2/(V·s), Rs = 800 Ω, and Vc = 0.45 V for all gate biases, which provides the right current 
values for high (negative) Vds. This mobility value is 25% higher than Meric's fitted values 
[μ0 = 550 cm
2/(V·s)], while the source resistance is within 15% of the measured ones [3]. 
The up-kick in the drain current attributed to ambipolar transport for Vgtop = 0 V is 
simulated by a phenomenological current term proportional to  
2
( ) 1ds ds satV V   [13]. 
For comparison, the current is also plotted with the parameter values (μ0 = 600 
cm2/(V·s) and Rs = 500 Ω) that best fit the conductance characteristics in Figure 5, and 
for which Vc = 0.5 V (Fc = 5 kV/cm) is used for all gate biases, which gives the right 
current values at Vds = −3 V, but overestimates the current at high (negative) gate and 
intermediate source-drain biases. The discrepancy between the two sets of fitting 
parameters are within the 15 to 25% range, which is not really excessive and may be 
due to the fact that in the case of the conductance fit, the experimental data are 
obtained for very low bias, whereas in the case of the I-V fit, the mobility μ0 and source 
resistance Rs values account for intermediate source-drain biases. These latter biases 
describe different transport processes (warm holes) with the onset of remote phonon 
scattering [10] at intermediate fields rather than low-bias transport limited only by 
impurity scattering [9]. 
Figure 6(b) shows the carrier concentration (left axis) and electric potential (right 
axis) at the saturation onset (Vds = Vds(sat)) as functions of position along the channel 
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length with the source located at x = 0. One can observe that the channel never 
experiences pinch-off since the carrier concentration never reaches the minimum sheet 
carrier concentration given by p0 = 0.5 x 10
12 cm-2. Therefore, it is believed the current 
up-kick at high source-drain bias for Vgtop = 0 V may be due to effects other than 
electron injection from the drain side, such as impact ionization with carrier 
multiplication for instance [13]. 
4.2 Vgback = +40 V 
Figure 7 shows the comparison between theoretical and experimental results for 
both the p-channel conductance and resistances. In Figure 7(a), the solid curve is 
obtained from (11) with the parameters (μ0 = 1200 cm
2/(V·s), Rs = 1200 Ω) given in *3+, 
while the dashed curve uses μ0 = 400 cm
2/(V·s) and Rs = 1000 Ω to fit the experimental 
data, which again display the linear relation predicted in (12) for the resistance as seen 
in Figure 7(b). Here, the discrepancy between the two sets of values for the fitting 
parameters is more dramatic since it affects both the slope (mobility) and to a less 
extent the asymptotic value of the source resistance. 
Figure 8(a) shows the I-V characteristics of the GFET for Vgback = +40 V. Here the 
best fit is obtained with μ0 = 1200 cm
2/(V·s), Rs = 1500 Ω, and Vc = 1.5 V (Fc = 15 kV/cm) 
for all gate biases, which are also close to Meric's values [3], but significantly different 
from the best conductance fit in Figure 6 that underestimates (overestimates) the 
current at low (high) (negative) gate bias. This high value for Fc compared to the GFET 
configuration with Vgback = −40 V is indicative of the higher saturation voltage for similar 
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channel concentrations (indeed, the curves for Vgtop = −1.8 V and −2.8 V with Vgback = +40 
V, on the one hand, and Vgtop = 0 V and −1.5 V with Vgback = −40 V, on the other hand, 
have similar charges at the source), while the higher source resistance provides lower 
current than for Vgback = −40 V, despite the higher mobility. 
Figure 8(b) shows the carrier concentration and electric potential at the 
saturation onset (Vds = Vds(sat)) as functions of position along the channel length for the 
different gate biases. From a general standpoint, carrier concentrations are lower than 
for the case with Vgback = −40 V because of the lower threshold voltage (V0 = 0.64 V 
instead of V0 = 2.36 V). Again, it can be seen that the channel never experiences pinch-
off since the carrier concentration never reaches the minimum sheet carrier 
concentration. 
4.3 TRANSFER CHARACTERISTICS 
In Figure 9, the drain-source saturation voltage is plotted as a function of gate 
bias (13) for the two GFET configurations. The vertical bars on the plot represent the 
approximate range of the saturation drain-source voltage obtained from the 
experimental plots [3]. One notices the excellent agreement between theory and 
experiment, especially for the Vgback = −40 V condition, whereas the discrepancy for the 
Vgback = +40 V configuration is due to the uncertainty in ascertaining the experimental 
values that fall out of the figure. One also notices the steeper variation of the saturation 
voltage in the latter case compared to the former case, which is reflected in the larger 
value of the critical fields to reproduce the experimental data. 
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In Figure 10, the saturation current is plotted as a function of the top gate 
voltage (14). For the case Vgback = −40 V, the extraction of the experimental values of the 
saturation current is straightforward, except for high top gate biases for which the 
current has not saturated (see Figure 6(a)), and shows an excellent agreement with this 
model. For the case Vgback = +40 V, the bars are estimates of experimental values 
because the current does not saturate for all values of Vgtop over the range of the 
source-drain voltage (see Figure 8(a)). For both Vgback, it can be seen that the 
relationship between the saturation current and top gate voltage is linear, and an 
excellent agreement between theory and experiment is obtained with discrepancies 
occurring at low top gate biases. 
Also displayed is the profile of the transconductance at saturation as a function 
of top gate voltage (15) in Figure 11. One notices that for Vgback = +40 V, gm
sat
 is much 
more drastically affected by the variation of the top gate voltage than for the Vgback = 
−40 V condition. This is due to the Vc term in (15) since the critical field, and 
consequently the critical voltage, is much larger when Vgback = +40 V. 
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4.4 FIGURES 
Figure 5. (a) Small-signal source-drain conductance gds as a function of the top gate voltage 
minus the threshold voltage Vg0. (b) Small-signal source-drain resistance Rds as a function of the 
inverse of the top gate voltage minus the threshold voltage 1/Vg0 for Vgback = −40 V. 
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Figure 6. (a) Drain current Id as a function of drain-source voltage Vds and (b) hole concentration 
(left axis) and electric potential (right axis) for Vds = Vds(sat) as functions of position along the 
channel length (source is on the left) for Vgback = −40 V; Vgtop = 0 V, −1.5 V, −1.9 V and −3 V (from 
bottom to top). 
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Figure 7. (a) Small-signal source-drain conductance gds as a function of the top gate voltage 
minus the threshold voltage Vg0. (b) Small-signal source-drain resistance Rds as a function of the 
inverse of the top gate voltage minus the threshold voltage 1/Vg0 for Vgback = +40 V. 
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Figure 8. (a) Drain current Id as a function of drain-source voltage Vds and (b) hole concentration 
(left axis) and electric potential (right axis) for Vds = Vds(sat) as functions of position along the 
channel length (source is on the left) for Vgback = +40 V; Vgtop = −0.8 V, −1.3 V, −1.8 V, −2.3 V and 
−2.8 V (from bottom to top). 
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Figure 9. Calculated drain-source voltage Vds(sat) as a function of the top gate voltage Vgtop for two 
Vgback biases. The bars are estimated values from the experimental data [3]. 
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Figure 10. Calculated saturation current Id(sat) as a function of the top gate voltage Vgtop for two 
Vgback biases. Crosses (+) and bars (I) are estimated from the experimental data [3]. 
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Figure 11. Calculated transconductance at saturation gm
sat
 as a function of the top gate voltage 
Vgtop for two Vgback biases. 
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CHAPTER 5 
DISCUSSION AND CONCLUSIONS 
This thesis provides a coherent model for the output and transfer characteristics 
of GFETs with two back-gate bias configurations, for which the source and drain 
contacts are either p- or n-type. For unipolar transport, closed form expressions are 
obtained for the current, low drain bias conductance, transconductance at saturation, 
saturation voltages, saturation currents, and potential along the channel, which rely on 
three parameters, i.e., low-field carrier mobility, source-drain resistance, and critical 
field for the high-energy carrier scattering, to reproduce the experimental I-V 
characteristics for each back-gate condition. In particular, a linear dependence of the 
low-field resistance versus inverse gate voltage is predicted, which is quantitatively 
confirmed, while a discrepancy is pointed out between the parameter values used for 
the gds-Vg0 plots and the I-V characteristics, especially for positive back gate voltage, 
which has not been resolved so far. However the predicted quasi-linear dependence 
between saturation voltage and gate voltage is well confirmed experimentally. 
It should be emphasized that this model relies on only one Fc parameter to 
describe the current at high drain biases for all top gate biases, which according to the 
velocity field relation v(F) implies a single saturation velocity vsat = 3.2 x 10
6 cm/s (1.8 x 
107 cm/s) for Vgback = −40 V (+40 V), unlike Meric's model that requires a concentration 
dependent saturation velocity to fit the experimental data. In this respect, one should 
notice that close analysis of the source-drain field profile indicates that the maximum 
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fields achieved in the highest drain biases are only a few times the critical field values Fc, 
which is far from achieving saturation. It is, therefore, quite possible that the velocity-
field relation acquires a lower slope due to remote phonon scattering rather than 
saturating [14]. 
Finally, it should be pointed out that this approach is based on the charge-
control model in which 1-D analysis is valid for wide devices so that size effects due to 
confinement are negligible. The device is also “well tempered” and the drain-to-gate 
voltage ratio is small enough so that the gradual channel approximation is valid. Indeed, 
detailed analysis of the charge-control model indicates that even for the lowest 
(negative) top gate bias, i.e., Vgtop = 0 V (−0.8 V) for Vgback = −40 V (+40 V), the channel 
never reaches pinch-off, which suggests that the current increase at high drain biases 
may be due to other causes than electron injection [13]. For shorter gate lengths or 
higher drain biases, non-linearity in the energy dispersion [15] should be included, as 
well as carrier multiplication by impact ionization [13]. 
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